For the first time, we demonstrate control of organic thinfilm transistor's (OTFT) threshold voltage (V T ) by modifying the gate work function. We present a near-room-temperature, fully lithographic process to fabricate integrated pentacene dual V T OTFTs suitable for large-area and flexible mixed signal circuits. Platinum and aluminum are used as the gate metals for the high V T (more depletion-like) and low V T (more enhancement-like) p-channel devices, respectively. The availability of a high V T device enables area-efficient zero-V GS current source loads. We demonstrate positive noise margin inverters which use pico Watts of power and a 3 V supply. Compared to a single V T implementation, the dual V T inverter occupies an area that is 30x smaller, and is 17x faster. These results show that p-channel only organic technologies can produce functional and low-power circuits without integrating a complementary device.
Introduction
Organic thin-film transistors can enable large-area and flexible electronics because their low processing temperatures ensure their compatibility with polymer substrates. Although individual p-channel OTFTs have been demonstrated with impressive mobilities (µ hole ≥1 cm 2 /Vs), positive noise margins in OTFT digital circuits have been difficult to achieve due to the absence of a complementary device, the value of the V T , and the lack of resistors (1, 2) . We have addressed this problem by creating a dual V T process, with the addition of only one mask to pattern a second gate metal. By using low and high work function metal gates, we are able to fabricate nominally identical devices whose V T 's are shifted by an amount of ΔV T . To the best of our knowledge, this is the first demonstration of OTFT V T control by changing gate materials. The availability of two threshold voltages reduces the inverter area by 30x and increases inverter speed 17x compared to a single V T implementation. We present positive noise margin inverters which use pico Watts of power and a near rail-to-rail ring oscillator, both powered by a 3 V supply. The 3 V V DD is an order of magnitude lower than what has been reported for other photolithographic integrated organic circuits, which typically use at least 25-30 Volts (2,3). The dual V T circuits also use 10,000x lower switching current, and 10x-20x less static power than state-of-the-art complementary organic circuits at 3 V (4).
Experimental: Process Technology
We have developed a near room-temperature, completely photolithographic dual threshold voltage process to fabricate large-area, flexible organic integrated circuits.
Dual threshold voltages are obtained by using two different gate metals: aluminum for the low (more enhancementlike) V T device and platinum for the high (more depletionlike) V T OTFT. The addition of a second gate metal adds only one mask compared to the conventional process.
We can write the threshold voltage equation for this system as follows,
where Φ gate and Φ semiconductor are the potentials of the gate and semiconductor, Q I the fixed charge per unit area at the gate dielectric/semiconductor interface, and C ox the gate capacitance per unit area.
Although this equation is technically for the flatband voltage, since these devices operate in accumulation, OTFT literature commonly refers to this voltage as the threshold voltage. Therefore, we will refer to this quantity as V T for consistency.
Since the gate dielectric and semiconductor deposition steps for both devices are done at the same time, we expect nominally the same Φ semiconductor and Q I /C ox for the aluminum and platinum gate OTFTs. Therefore, the V T of both devices should be shifted by the difference in gate work function. For the case of aluminum and platinum gates, theoretically we should expect a difference in threshold voltage, which we call ΔV T , of ~1.3 V.
The low temperature (≤95°C) process is pictured in Figure 1 . All processing steps are done in a class 100 clean room. The process flow produces p-channel devices with two different threshold voltages, and two metal interconnect layers. The gate metals are patterned by lift-off. Both V T devices employ an organic polymer (parylene-C) dielectric and pentacene as the channel material (5).
The current-voltage characteristics of fabricated devices are pictured in Figure 2 . We observe that the current-voltage characteristics of aluminum and platinum gate devices are nominally identical, shifted by a threshold voltage difference, ΔV T . Statistics of the threshold voltages of Al and Pt devices over three wafers are shown in Figure 3 . A consistent ΔV T between the Al and Pt devices of ~0.6 V was measured over multiple wafers and lots. We do not observe any difference 97-4244-5640-6/09/$26.00 ©2009 IEEE IEDM09-383 15.4.1 in mobility, C ox , or subthreshold slope between Al-gate and Pt-gate devices. The mobility and other device parameters are consistent with what we observe in our standard Au-gate, single V T process (6) .
It was found that lift-off patterning the gates was necessary to obtain reproducible V T 's and ΔV T 's. Two reasons are suggested for the difference between the measured and theoretical ΔV T. First, it is known that the presence of water on a metal surface can alter the surface potential (7, 8) . Contamination of the metal surfaces by processing, or residual water layers on the metal gates may lead to the effective work function difference of 0.6 V.
Dual V T Digital Circuits
In the p-channel only OTFT technology, we can choose between using a diode-connected or zero-V GS load. Since the diode-loaded inverter suffers from asymmetric voltage transfer curves and low gain, we focus our analysis on the zero-V GS topology (9) . Given the gate voltage dependent mobility in OTFTs, the zero-V GS load must be significantly wider than the driver to achieve positive noise margins (10, 11) . Not only does this make the area of the inverter large, it also increases the C GD of the load transistor, decreasing inverter speed. A dual threshold voltage technology solves this problem by enabling area-efficient, high output resistance zero-V GS current sources. The availability of a high V T (i.e. more depletion-like) device reduces the load's size by two orders of magnitude.
Using an inverter topology with a high V T device as the load and with a low V T driver, one obtains substantial area and power savings, as well as shorter propagation delays while maintaining high noise margins. The inverter was sized to maximize noise margins by locating the trip voltage at V DD /2, and also to minimize inverter area. The inverter schematic and measured inverter transfer characteristics are shown in Figure 4 . We demonstrate positive noise margin (NM H =0.3 V, NM L =1.3 V, V DD =3 V) inverters using this process. The inverter transfer curve is asymmetric, since the V T of the zero-V GS load was ~200 mV more negative than was used in the hand calculations.
The measured dual V T inverter uses pico Watts of power, and occupies an area that is 30 times smaller than an Al-only topology. An 11-stage ring oscillator with an output buffer was fabricated and tested. Powered by a 3 V supply, the oscillator swings near rail-to-rail (0.05 V to 2.85 V) with a propagation delay of 27 ms, as seen in Figure 5 . This is one of the few near rail-to-rail integrated OTFT ring oscillators reported in literature. Near rail-to-rail operation is necessary to accurately extract the inverter propagation delay.
These results compare favorably with state-of-the-art organic digital circuits. The dual V T inverters here use 40x less area, 10,000x less dynamic power, and 10x-20x less static power than the 3 V shadow-masked complementary inverters reported by Klauk, et al. (4) . The dual V T inverter has a power delay product of 5.6x10
-13 J, compared to an estimated power-delay product of 3x10 -11 J of Klauk's 3 V inverters.
Conclusions
In summary, we have demonstrated the first dual threshold voltage integrated OTFT technology suitable for mixed signal organic circuits. This fully photolithographic technology enables area-efficient zero-V GS current source loads. We have fabricated and tested digital logic using this process, and have measured positive noise margin inverters and near railto-rail ring oscillators using a 3 V power supply. This is the lowest V DD reported for photolithographically processed organic integrated circuits. Not only does lowering V DD reduce power consumption, it also improves circuit lifetime by decreasing the gate-field dependent bias-stress effects (12) . Lastly, a 3 V V DD could enable interfacing with silicon ICs without the requirement of level-shifting. 
